J. Borremans, P. Wambacq, G. V. D. Plas, Y. Rolain, M. Kuijk
{"title":"A switchable low-area 2.4-and-5 GHz dual-band LNA in digital CMOS","authors":"J. Borremans, P. Wambacq, G. V. D. Plas, Y. Rolain, M. Kuijk","doi":"10.1109/ESSCIRC.2007.4430322","DOIUrl":null,"url":null,"abstract":"Contemporary multistandard receivers implement the LNA functionality with either broadband LNAs, multiple separate LNAs or multiband LNAs. For system linearity, integration and area consumption, a multiband LNA could be preferable. This work demonstrates a switchable, 2.4-and-5 GHz dual-band feedback LNA, on an area as low as 40times160 mum2. Over 20 dB of gain is attained for a NF of 2.1 dB and a power consumption of 3.8 mW, indicating that the solution is suitable for low-cost multistandard receivers implemented in digital CMOS.","PeriodicalId":121828,"journal":{"name":"ESSCIRC 2007 - 33rd European Solid-State Circuits Conference","volume":"4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC 2007 - 33rd European Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2007.4430322","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8
Abstract
Contemporary multistandard receivers implement the LNA functionality with either broadband LNAs, multiple separate LNAs or multiband LNAs. For system linearity, integration and area consumption, a multiband LNA could be preferable. This work demonstrates a switchable, 2.4-and-5 GHz dual-band feedback LNA, on an area as low as 40times160 mum2. Over 20 dB of gain is attained for a NF of 2.1 dB and a power consumption of 3.8 mW, indicating that the solution is suitable for low-cost multistandard receivers implemented in digital CMOS.