Prediction of fractional-N spurs for UHF PLL frequency synthesizers

Abstract

Fast settling-time added to the already conflicting requirements of narrow channel spacing and low phase noise lead to fractional-N divider techniques for PLL synthesizers. We analyze discrete "beat-note" spurious levels from arbitrary modulus divide sequences including those from classic accumulator methods. The results are compared with measurements.