Ultra Low Voltage Sub-100 mV Vdd CMOS

Abstract

Logic and memory proven in silicon, operating at sub-100 mV Vdds are discussed. Static CMOS is likely to be augmented with Schmitt-trigger based solutions, especially for memories that should operate at Vdds below 100 mV.