Nanoscale FETs and STM lithography

Abstract

This paper outlines a new proposal for silicon nanoelectronics based on STM/AFM lithography, selective deposition of epitaxial silicides, and heterolayer overgrowth. The all-UHV process we envision is completely planarized, and could eventually permit fabrication of 3-dimensional devices and circuit architectures with an unlimited range of possibilities.