Simulation and study of three phase voltage source multilevel inverter with reduced switch count

Himanshu. D. Pillewan, P. Salodkar, M. Waghmare
{"title":"Simulation and study of three phase voltage source multilevel inverter with reduced switch count","authors":"Himanshu. D. Pillewan, P. Salodkar, M. Waghmare","doi":"10.1109/ICPEDC.2017.8081099","DOIUrl":null,"url":null,"abstract":"Multilevel Inverter is widely used for high power applications and also for those applications where high voltage is required. Their performance is better than conventional two- level inverters because harmonics are less. The major problems associated with multilevel inverters are the harmonic content present at the output of the inverter and the requirements of large number of switches, which will increase the switching losses, thereby reduce the efficiency and overall cost of the inverter is increased. The use of the phase carrier disposition multicarrier multilevel SPWM switching technique for this topology is presented and control signals are derived. This topology required less carrier signals and gate drivers. The efficiently the five level topology demonstrate by analysis and simulation.","PeriodicalId":145373,"journal":{"name":"2017 International Conference on Power and Embedded Drive Control (ICPEDC)","volume":"124 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 International Conference on Power and Embedded Drive Control (ICPEDC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICPEDC.2017.8081099","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Multilevel Inverter is widely used for high power applications and also for those applications where high voltage is required. Their performance is better than conventional two- level inverters because harmonics are less. The major problems associated with multilevel inverters are the harmonic content present at the output of the inverter and the requirements of large number of switches, which will increase the switching losses, thereby reduce the efficiency and overall cost of the inverter is increased. The use of the phase carrier disposition multicarrier multilevel SPWM switching technique for this topology is presented and control signals are derived. This topology required less carrier signals and gate drivers. The efficiently the five level topology demonstrate by analysis and simulation.
减少开关数的三相电压源多电平逆变器仿真与研究
多电平逆变器广泛用于高功率应用,也适用于需要高电压的应用。由于谐波较小,其性能优于传统的双电平逆变器。与多电平逆变器相关的主要问题是逆变器输出处存在的谐波含量和大量开关的要求,这会增加开关损耗,从而降低逆变器的效率,增加逆变器的总体成本。针对这种拓扑结构,提出了相位载波配置多载波多电平SPWM开关技术,并推导了控制信号。这种拓扑结构需要较少的载波信号和栅极驱动器。通过分析和仿真验证了五层拓扑结构的有效性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信