Multi-level logic gate implementation in GaAs ICs using schottky diode-FET logic

Abstract

An extension of the Schottky diode-FET logic circuit approach for ultra high-speed, low-power planar GaAs digital ICs to configurations allowing up to three levels of logic to be performed in one gate, will be reported.