A wideband digital variable gain amplifier with DC offset cancellation in SiGe 0.18µm BiCMOS technology

Muting Lu, Bharatha Kumar Thangarasu, Dawei Zhang, Xiaopeng Yu, K. Yeo
{"title":"A wideband digital variable gain amplifier with DC offset cancellation in SiGe 0.18µm BiCMOS technology","authors":"Muting Lu, Bharatha Kumar Thangarasu, Dawei Zhang, Xiaopeng Yu, K. Yeo","doi":"10.1109/ISICIR.2016.7829702","DOIUrl":null,"url":null,"abstract":"This paper presents a five-stage wideband digital controlled variable gain amplifier (DVGA). A bandwidth extended technique is proposed in this design to enhance gain flatness and enlarge gain range in high operating frequency. DC offset cancellation in this design helps to enhance the performance of proposed DVGA. The design is simulated using a commercial 0.18µm SiGe BiCMOS technology. The DVGA has a simulated gain range of 64.7 dB with a 3-dB bandwidth from 3 MHz to 3.55 GHz, an output 1-dB gain compression point better than −5.2 dBm, an input return loss better than 11.9 dB, an output return loss better than 18 dB, and a dc power consumption for core DVGA circuit of 3.7 mW from a 1.8-V supply.","PeriodicalId":159343,"journal":{"name":"2016 International Symposium on Integrated Circuits (ISIC)","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 International Symposium on Integrated Circuits (ISIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISICIR.2016.7829702","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This paper presents a five-stage wideband digital controlled variable gain amplifier (DVGA). A bandwidth extended technique is proposed in this design to enhance gain flatness and enlarge gain range in high operating frequency. DC offset cancellation in this design helps to enhance the performance of proposed DVGA. The design is simulated using a commercial 0.18µm SiGe BiCMOS technology. The DVGA has a simulated gain range of 64.7 dB with a 3-dB bandwidth from 3 MHz to 3.55 GHz, an output 1-dB gain compression point better than −5.2 dBm, an input return loss better than 11.9 dB, an output return loss better than 18 dB, and a dc power consumption for core DVGA circuit of 3.7 mW from a 1.8-V supply.
一种采用SiGe 0.18µm BiCMOS技术的宽带数字可变增益放大器
提出了一种五级宽带数字控制变增益放大器(DVGA)。本设计提出了一种带宽扩展技术,以提高高工作频率下的增益平坦度,扩大增益范围。本设计中的直流偏置抵消有助于提高所提DVGA的性能。该设计采用商用0.18 μ m SiGe BiCMOS技术进行仿真。该DVGA模拟增益范围为64.7 dB, 3db带宽为3mhz ~ 3.55 GHz,输出1db增益压缩点优于- 5.2 dBm,输入回波损耗优于11.9 dB,输出回波损耗优于18 dB,核心DVGA电路1.8 v供电时的直流功耗为3.7 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信