J. Mukherjee, J. Parry, W. Dai, P. Roblin, S. Bibyk, Jongsoo Lee
{"title":"RFIC loadpull simulations implementing best practice RF and mixed-signal design using an integrated agilent and cadence EDA tool","authors":"J. Mukherjee, J. Parry, W. Dai, P. Roblin, S. Bibyk, Jongsoo Lee","doi":"10.1109/MSE.2003.1205262","DOIUrl":null,"url":null,"abstract":"This paper describes the use of the newly developed Cadence to ADS dynamic link in loadpull simulations for BiCMOS RFIC design in a University environment. The process described here helps a designer achieve an integrated design environment where both RF design and traditional VLSI design principles can be applied in an integrated manner.","PeriodicalId":137611,"journal":{"name":"Proceedings 2003 IEEE International Conference on Microelectronic Systems Education. MSE'03","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings 2003 IEEE International Conference on Microelectronic Systems Education. MSE'03","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MSE.2003.1205262","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1
Abstract
This paper describes the use of the newly developed Cadence to ADS dynamic link in loadpull simulations for BiCMOS RFIC design in a University environment. The process described here helps a designer achieve an integrated design environment where both RF design and traditional VLSI design principles can be applied in an integrated manner.