Two methods of design and implementation of ACELP vocoder

Yi Zhao, Shenmin Zhang, Xiaokang Lin
{"title":"Two methods of design and implementation of ACELP vocoder","authors":"Yi Zhao, Shenmin Zhang, Xiaokang Lin","doi":"10.1109/ICSPCC.2013.6663884","DOIUrl":null,"url":null,"abstract":"ACELP is a type of voice coder algorithm that compresses speech signal based on model parameters of human voice. This paper presents two methods for design and implementation of ACELP vocoder. One is fully hardware design, it is characterized by pipelining and parallel operation of functional units, and it has been tested on an FPGA; the other is hardware-software co-design, it is characterized by dividing the algorithm into hardware part and software part, and it has been tested with NIOS II and FPGA. Experiments' results show that fully hardware implementation can achieve faster speed and smaller latency, and co-design owns shorter design cycle and better voice quality.","PeriodicalId":124509,"journal":{"name":"2013 IEEE International Conference on Signal Processing, Communication and Computing (ICSPCC 2013)","volume":"68 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-11-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE International Conference on Signal Processing, Communication and Computing (ICSPCC 2013)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICSPCC.2013.6663884","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

ACELP is a type of voice coder algorithm that compresses speech signal based on model parameters of human voice. This paper presents two methods for design and implementation of ACELP vocoder. One is fully hardware design, it is characterized by pipelining and parallel operation of functional units, and it has been tested on an FPGA; the other is hardware-software co-design, it is characterized by dividing the algorithm into hardware part and software part, and it has been tested with NIOS II and FPGA. Experiments' results show that fully hardware implementation can achieve faster speed and smaller latency, and co-design owns shorter design cycle and better voice quality.
ACELP声码器的两种设计与实现方法
ACELP是一种基于人声模型参数对语音信号进行压缩的语音编码算法。本文介绍了ACELP声码器的两种设计与实现方法。一是全硬件设计,其特点是功能单元的流水线化和并行操作,并在FPGA上进行了测试;二是软硬件协同设计,其特点是将算法分为硬件部分和软件部分,并在NIOS II和FPGA上进行了测试。实验结果表明,全硬件实现可以实现更快的速度和更小的延迟,协同设计具有更短的设计周期和更好的语音质量。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信