Junwoo Lee, Sung-Jong Han, Hyo-Seog Ryu, Sang Yeop Kim, Jongho Kang, K. Park, J. Kih
{"title":"Crosstalk Cancellation of DDR3 Memory Channel for over 1600 Mbps Data Rate","authors":"Junwoo Lee, Sung-Jong Han, Hyo-Seog Ryu, Sang Yeop Kim, Jongho Kang, K. Park, J. Kih","doi":"10.1109/EMCZUR.2009.4783459","DOIUrl":null,"url":null,"abstract":"In this paper, we propose crosstalk cancellation methodology for high speed DDR3 memory channel whose data rate is 1600 Mbps or faster. In DDR3, DQ signal still adopts microstrip line in the motherboard in order to achieve low cost. The propagation velocity of even-mode is different from that of odd-mode in the microstrip line, which results in skew among DQs and between DQ and data strobe (DQS) as well. This crosstalk reduces timing margin a lot and it is not endurable at the high data rate. The proposed method successfully suppresses the crosstalk and it is cost effective compared with using stripline for DQ and DQS in the motherboard.","PeriodicalId":192851,"journal":{"name":"2009 20th International Zurich Symposium on Electromagnetic Compatibility","volume":"114 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-02-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 20th International Zurich Symposium on Electromagnetic Compatibility","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EMCZUR.2009.4783459","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10
Abstract
In this paper, we propose crosstalk cancellation methodology for high speed DDR3 memory channel whose data rate is 1600 Mbps or faster. In DDR3, DQ signal still adopts microstrip line in the motherboard in order to achieve low cost. The propagation velocity of even-mode is different from that of odd-mode in the microstrip line, which results in skew among DQs and between DQ and data strobe (DQS) as well. This crosstalk reduces timing margin a lot and it is not endurable at the high data rate. The proposed method successfully suppresses the crosstalk and it is cost effective compared with using stripline for DQ and DQS in the motherboard.