A Computer Architecture for High Pin Count Testers

Abstract

A unique architectural feature of a new mixed signal tester is its processor per pin computer architecture. The system requirements that dictated the use of such an architecture are described. The hardware implementation is detailed, and the resultant system performance is examined. The use of the per pin processor for implementing novel functions is described.