A 38GHz Power-Combined Doherty PA Based on an Extended Rat-Race Coupler Achieving 27.5dBm Saturated Power and 15.0% Efficiency at 6dB Back-Off

2023 IEEE Custom Integrated Circuits Conference (CICC) Pub Date : 2023-04-01 DOI:10.1109/CICC57935.2023.10121179

Xiaohan Zhang, Sensen Li, T. Chi

{"title":"A 38GHz Power-Combined Doherty PA Based on an Extended Rat-Race Coupler Achieving 27.5dBm Saturated Power and 15.0% Efficiency at 6dB Back-Off","authors":"Xiaohan Zhang, Sensen Li, T. Chi","doi":"10.1109/CICC57935.2023.10121179","DOIUrl":null,"url":null,"abstract":"Phased arrays serve as the foundational technology for mmWave communications to combat the path loss and improve the energy efficiency. Although phased arrays are ubiquitous at mmWave, it is still desirable to realize high output power per antenna for user equipment (UE) and small cells due to their array size constraints. Recent advances in mmWave silicon power amplifier (PA) research have led to significant performance improvement for low-and medium-power PAs $(\\lt 23 \\mathrm{dBm})$. However, design of high-power yet high-efficiency PAs still remains challenging.This work aims to demonstrate Watt-level PA output power $(\\gt 27 \\mathrm{dBm})$ with back-off efficiency enhancement. Back-off efficiency enhancement is particularly attractive for UE and small-cell PAs to extend their battery lives under spectral-efficient modulations. Among various efficiency enhancement techniques, Doherty architecture can potentially enable wider bandwidths due to its lower digital computation overhead. Therefore, our design goal is to develop a multi-functional PA output network to achieve (1) Doherty load modulation, (2) multi-way power combining, and (3) differential to single-ended conversion simultaneously, as shown in Fig. 1.","PeriodicalId":108365,"journal":{"name":"2023 IEEE Custom Integrated Circuits Conference (CICC)","volume":"40 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 IEEE Custom Integrated Circuits Conference (CICC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC57935.2023.10121179","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

Abstract

Phased arrays serve as the foundational technology for mmWave communications to combat the path loss and improve the energy efficiency. Although phased arrays are ubiquitous at mmWave, it is still desirable to realize high output power per antenna for user equipment (UE) and small cells due to their array size constraints. Recent advances in mmWave silicon power amplifier (PA) research have led to significant performance improvement for low-and medium-power PAs $(\lt 23 \mathrm{dBm})$. However, design of high-power yet high-efficiency PAs still remains challenging.This work aims to demonstrate Watt-level PA output power $(\gt 27 \mathrm{dBm})$ with back-off efficiency enhancement. Back-off efficiency enhancement is particularly attractive for UE and small-cell PAs to extend their battery lives under spectral-efficient modulations. Among various efficiency enhancement techniques, Doherty architecture can potentially enable wider bandwidths due to its lower digital computation overhead. Therefore, our design goal is to develop a multi-functional PA output network to achieve (1) Doherty load modulation, (2) multi-way power combining, and (3) differential to single-ended conversion simultaneously, as shown in Fig. 1.

查看原文本刊更多论文

基于扩展鼠型耦合器的38GHz功率组合Doherty PA在6dB回退时实现27.5dBm饱和功率和15.0%效率

相控阵技术是毫米波通信的基础技术，可用于对抗路径损耗和提高能量效率。虽然相控阵在毫米波中无处不在，但由于阵列尺寸的限制，对于用户设备(UE)和小型小区，仍然需要实现每根天线的高输出功率。毫米波硅功率放大器(PA)研究的最新进展使中、低功率放大器(PA)的性能得到了显著提高。然而，设计高功率高效率的pa仍然具有挑战性。这项工作旨在证明瓦特级PA输出功率$(\gt 27 \ mathm {dBm})$具有回退效率增强。在频谱高效调制下，对终端和小单元PAs来说，回退效率的提高尤其具有吸引力，可以延长电池寿命。在各种效率增强技术中，Doherty架构由于其较低的数字计算开销，可以潜在地实现更宽的带宽。因此，我们的设计目标是开发一个多功能PA输出网络，以同时实现(1)Doherty负载调制，(2)多路功率组合，(3)差分到单端转换，如图1所示。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

2023 IEEE Custom Integrated Circuits Conference (CICC)

自引率

0.00%

发文量