Switching noise due to internal gates: delay implications and modeling

Abstract

In this paper the ground bounce due to switching of internal CMOS gates is analyzed. The implications of the switching noise on the delay of the switching gates are analyzed. A novel analytical model to estimate the switching noise due to internal logic is proposed. A good agreement has been found between the proposed analytical model with HSpice simulations.