Investigation of the suitability of spike anneal for advanced CMOS technology

Abstract

The use of the spike anneal is an efficient process to reduce the diffusion length during the dopant activation step. We demonstrate subsequently that the spike anneal reduces the Short Channel Effects. We point out the fact that the global architecture of MOSFET needs to be optimized to take full advantage of the spike anneal without degrading poly-gate depletion and oxide reliability.