Blueprint for logic

Abstract

Assertion languages in hardware description languages (HDLs) such as System Verilog and the Property Specification Language (PSL) can do a lot to improve the effectiveness of verification flows. Assertions give better local observability of the functionality they represent. Assertions augment textual specifications to provide a more formal, executable representation of the functionality. And, as the assertion languages have common semantics for both formal and simulation-based environments, they provide a path to enhancing current simulation flows with model-checking technology.