Spacer etch optimization on high density memory products to eliminate core leakage failures

Abstract

Through this work, we present a core leakage failure mechanism in our 90 nm high density memory products which was found to be related to etch process loading sensitivity to high density. Process optimization was done to fix the problem while maintaining sufficient etch margin against stringers.