A hybrid NoC design for cache coherence optimization for chip multiprocessors

Hui Zhao, Ohyoung Jang, W. Ding, Yuanrui Zhang, M. Kandemir, M. J. Irwin
{"title":"A hybrid NoC design for cache coherence optimization for chip multiprocessors","authors":"Hui Zhao, Ohyoung Jang, W. Ding, Yuanrui Zhang, M. Kandemir, M. J. Irwin","doi":"10.1145/2228360.2228511","DOIUrl":null,"url":null,"abstract":"On chip many-core systems, evolving from prior multi-pro cessor systems, are considered as a promising solution to the performance scalability and power consumption problems. The long communication distance between the traditional multi-processors makes directory-based cache coherence protocols better solutions compared to bus-based snooping protocols even with the overheads from indirections. However, much smaller distances between the CMPcores enhance the reachability of buses, revitalizing the applicability of snooping protocols for cache-to-cache transfers. In this work, we propose a hybrid NoC design to provide optimized support for cache coherency. In our design, on-chip links can be dynamically configured as either point-to-point links between NoC nodes or short buses to facilitate localized snooping. By taking advantage of the best of both worlds, bus-based snooping coherency and NoC-based directory coherency, our approach brings both power and performance benefits.","PeriodicalId":263599,"journal":{"name":"DAC Design Automation Conference 2012","volume":"33 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"16","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"DAC Design Automation Conference 2012","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/2228360.2228511","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 16

Abstract

On chip many-core systems, evolving from prior multi-pro cessor systems, are considered as a promising solution to the performance scalability and power consumption problems. The long communication distance between the traditional multi-processors makes directory-based cache coherence protocols better solutions compared to bus-based snooping protocols even with the overheads from indirections. However, much smaller distances between the CMPcores enhance the reachability of buses, revitalizing the applicability of snooping protocols for cache-to-cache transfers. In this work, we propose a hybrid NoC design to provide optimized support for cache coherency. In our design, on-chip links can be dynamically configured as either point-to-point links between NoC nodes or short buses to facilitate localized snooping. By taking advantage of the best of both worlds, bus-based snooping coherency and NoC-based directory coherency, our approach brings both power and performance benefits.
一种用于芯片多处理器缓存一致性优化的混合NoC设计
片上多核系统是由先前的多处理器系统发展而来的,被认为是解决性能可扩展性和功耗问题的一种有前途的解决方案。传统的多处理器之间的长距离通信使得基于目录的缓存一致性协议比基于总线的窥探协议更好,即使有间接开销。然而,cmpcore之间更小的距离增强了总线的可达性,恢复了窥探协议在缓存到缓存传输中的适用性。在这项工作中,我们提出了一种混合NoC设计来提供对缓存一致性的优化支持。在我们的设计中,片上链路可以动态配置为NoC节点之间的点对点链路或短总线,以方便本地化窥探。通过充分利用基于总线的窥探一致性和基于noc的目录一致性这两种方法的优点,我们的方法在功率和性能方面都有优势。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信