Yield estimation of VLSI circuits with downscaled layouts

Abstract

This paper describes the yield estimation approach to layout scaling of submicron VLSI circuits. The presented method makes it feasible to find a scaling factor of the IC design which is optimal from the manufacturing yield point of view. It also allows us to reduce time-consuming extraction of the critical area functions. Examples of yield calculations using the proposed method are presented as well.