Recryptor: A reconfigurable in-memory cryptographic Cortex-M0 processor for IoT

Yiqun Zhang, Li Xu, Kaiyuan Yang, Qing Dong, Supreet Jeloka, D. Blaauw, D. Sylvester
{"title":"Recryptor: A reconfigurable in-memory cryptographic Cortex-M0 processor for IoT","authors":"Yiqun Zhang, Li Xu, Kaiyuan Yang, Qing Dong, Supreet Jeloka, D. Blaauw, D. Sylvester","doi":"10.23919/VLSIC.2017.8008501","DOIUrl":null,"url":null,"abstract":"This paper proposes Recryptor, an energy efficient and compact ARM Cortex-M0 based reconfigurable cryptographic processor using in-memory computing. Recryptor is capable of accelerating a wide range of cryptography algorithms and standards, including public/private key cryptography and hash functions, by augmenting the memory of a commercial general purpose IoT processor resulting in a highly compact implementation. The wide bit-width of memory is ideally suited for high bitwidth (64–512b) arithmetic operations common in cryptographic functions. Recryptor (28.8 MHz at 0.7 V) achieves 6.8× average speedup and 12.8× average energy improvements over state-of-the-art software and hardware-accelerated implementations with only 0.128 mm2 area overhead in 40nm CMOS.","PeriodicalId":176340,"journal":{"name":"2017 Symposium on VLSI Circuits","volume":"137 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-06-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"25","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/VLSIC.2017.8008501","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 25

Abstract

This paper proposes Recryptor, an energy efficient and compact ARM Cortex-M0 based reconfigurable cryptographic processor using in-memory computing. Recryptor is capable of accelerating a wide range of cryptography algorithms and standards, including public/private key cryptography and hash functions, by augmenting the memory of a commercial general purpose IoT processor resulting in a highly compact implementation. The wide bit-width of memory is ideally suited for high bitwidth (64–512b) arithmetic operations common in cryptographic functions. Recryptor (28.8 MHz at 0.7 V) achieves 6.8× average speedup and 12.8× average energy improvements over state-of-the-art software and hardware-accelerated implementations with only 0.128 mm2 area overhead in 40nm CMOS.
Recryptor:用于物联网的可重构内存加密Cortex-M0处理器
本文提出了一种基于ARM Cortex-M0的高效节能、紧凑的可重构密码处理器Recryptor。Recryptor能够通过增加商用通用物联网处理器的内存,从而实现高度紧凑的实现,加速各种加密算法和标准,包括公钥/私钥加密和哈希函数。内存的宽位宽非常适合加密函数中常见的高位宽(64-512b)算术运算。与最先进的软件和硬件加速实现相比,Recryptor (28.8 MHz, 0.7 V)实现了6.8倍的平均加速和12.8倍的平均能量改进,而40nm CMOS的面积开销仅为0.128 mm2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信