Design and development of a an ultra-low power Intel architecture MCU class SoCs

Peter Barry
{"title":"Design and development of a an ultra-low power Intel architecture MCU class SoCs","authors":"Peter Barry","doi":"10.1109/HOTCHIPS.2016.7936206","DOIUrl":null,"url":null,"abstract":"■ First iteration right ballpark in terms of performance/area/power/cost ■We Continue to -Continue to iterate on the micro architecture -Process related micro-architecture evolution -Analog IP evolution","PeriodicalId":363333,"journal":{"name":"2016 IEEE Hot Chips 28 Symposium (HCS)","volume":"139 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Hot Chips 28 Symposium (HCS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HOTCHIPS.2016.7936206","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

■ First iteration right ballpark in terms of performance/area/power/cost ■We Continue to -Continue to iterate on the micro architecture -Process related micro-architecture evolution -Analog IP evolution
设计并开发了一款超低功耗的Intel架构MCU类soc
■第一次迭代在性能/面积/功耗/成本方面是正确的■我们继续-继续在微架构上迭代-过程相关的微架构进化-模拟IP进化
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信