64-bit Multi-match Priority Encoder (MPE64) for High Performance VLSI Architectures

A. Pradeep, S. Radha, Nestham Sujay, Panchagnula Venkata Janaki Ram, G. V. Ganesh, P. Nagabushanam
{"title":"64-bit Multi-match Priority Encoder (MPE64) for High Performance VLSI Architectures","authors":"A. Pradeep, S. Radha, Nestham Sujay, Panchagnula Venkata Janaki Ram, G. V. Ganesh, P. Nagabushanam","doi":"10.1109/PARC52418.2022.9726671","DOIUrl":null,"url":null,"abstract":"Encoders are crucial for digital storage, memory technologies. There exist many approaches to increase the performance of encoders. In this paper, we considered 8-bit and 64-bit prioritized encoders, where LSB bit in the input is given higher priority and prioritization is carried out prior to encoder process. Thereby, latency in 64-bit is at least 8 times that of latency in 8-bit. Further using multi-match priority in which input 64 bit is split into 8 sections and prioritization is done prior to encoder which improves the performance. Simulation is carried out in Xilinx.","PeriodicalId":158896,"journal":{"name":"2022 2nd International Conference on Power Electronics & IoT Applications in Renewable Energy and its Control (PARC)","volume":"79 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-01-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 2nd International Conference on Power Electronics & IoT Applications in Renewable Energy and its Control (PARC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/PARC52418.2022.9726671","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Encoders are crucial for digital storage, memory technologies. There exist many approaches to increase the performance of encoders. In this paper, we considered 8-bit and 64-bit prioritized encoders, where LSB bit in the input is given higher priority and prioritization is carried out prior to encoder process. Thereby, latency in 64-bit is at least 8 times that of latency in 8-bit. Further using multi-match priority in which input 64 bit is split into 8 sections and prioritization is done prior to encoder which improves the performance. Simulation is carried out in Xilinx.
用于高性能VLSI架构的64位多匹配优先编码器(MPE64)
编码器是数字存储、记忆技术的关键。有许多方法可以提高编码器的性能。在本文中,我们考虑了8位和64位优先级编码器,其中输入中的LSB位被赋予更高的优先级,并且优先级在编码器处理之前进行。因此,64位的延迟至少是8位延迟的8倍。进一步使用多匹配优先级,其中输入64位被分成8个部分,优先级在编码器之前完成,从而提高了性能。仿真在Xilinx中进行。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信