Design of a Wideband Differential RF-Amplifier Using Indigenous 180nm Digital CMOS Technology

Dibyajyoti Mukherjee, Vinit Kumar, J. Dhar
{"title":"Design of a Wideband Differential RF-Amplifier Using Indigenous 180nm Digital CMOS Technology","authors":"Dibyajyoti Mukherjee, Vinit Kumar, J. Dhar","doi":"10.1109/VLSIDCS47293.2020.9179907","DOIUrl":null,"url":null,"abstract":"In this work, a standard four-metal layer, Indigenous 180nm Digital CMOS Process is chosen for the design of an inductorless wideband differential RF-Amplifier to overcome the limitations of SCL Foundry for designing RF circuits due to non-availabilities of top thick metal, RF models of inductors and interconnects. A capacitor cross-coupled gm - boosting scheme is introduced to improve the wideband gain, input, and output matching while retaining the advantages of the Common Gate (CG) amplifier topology. This design assures wideband response from 650MHz-2.8GHz with the reduced power consumption of 24mW while consuming the chip area of 0.8mm×1.8mm for 4-stage design.","PeriodicalId":446218,"journal":{"name":"2020 IEEE VLSI DEVICE CIRCUIT AND SYSTEM (VLSI DCS)","volume":"45 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE VLSI DEVICE CIRCUIT AND SYSTEM (VLSI DCS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIDCS47293.2020.9179907","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In this work, a standard four-metal layer, Indigenous 180nm Digital CMOS Process is chosen for the design of an inductorless wideband differential RF-Amplifier to overcome the limitations of SCL Foundry for designing RF circuits due to non-availabilities of top thick metal, RF models of inductors and interconnects. A capacitor cross-coupled gm - boosting scheme is introduced to improve the wideband gain, input, and output matching while retaining the advantages of the Common Gate (CG) amplifier topology. This design assures wideband response from 650MHz-2.8GHz with the reduced power consumption of 24mW while consuming the chip area of 0.8mm×1.8mm for 4-stage design.
基于本土180nm数字CMOS技术的宽带差分射频放大器设计
在这项工作中,我们选择了一个标准的四金属层,本土的180nm数字CMOS工艺来设计一个无电感器的宽带差分射频放大器,以克服SCL代工厂设计射频电路的限制,因为没有最厚的金属,电感器和互连的射频模型。在保留共门放大器拓扑结构优点的同时,提出了一种电容交叉耦合gm - boost方案,以提高宽带增益和输入输出匹配。该设计保证了650MHz-2.8GHz的宽带响应,功耗降低了24mW,同时4级设计的芯片面积为0.8mm×1.8mm。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信