A SiGe dual-band dual-mode RF front end with a novel architecture for IEEE 802.11a/b/g wireless LAN applications

B. Banerjee, Chang-Ho Lee, B. Matinpour, J. Laskar
{"title":"A SiGe dual-band dual-mode RF front end with a novel architecture for IEEE 802.11a/b/g wireless LAN applications","authors":"B. Banerjee, Chang-Ho Lee, B. Matinpour, J. Laskar","doi":"10.1109/BIPOL.2004.1365761","DOIUrl":null,"url":null,"abstract":"This paper presents a novel architecture for a RF front end for IEEE 802.11a/b/g wireless LAN. This architecture uses an on-chip frequency doubler for the 5 GHz band while bypassing it with a local oscillator (LO) buffer for the 2.4 GHz band. This allows the use of only one external frequency synthesizer to provide the LO for both the 5 GHz and 2.4 GHz bands. The MMIC, designed in 0.8-/spl mu/m SiGe bipolar technology with f/sub T/ of 50 GHz, consists of transmit and receive chains for both the 2.4 GHz and 5 GHz frequency bands. The transceiver consists of two switched gain LNAs, receive and transmit mixers, two transmit drivers, an LO doubler/buffer and power management and logic circuitry for selecting between transmit/receive, 2.4/5 GHz bands and high/low gain modes of operation. For a 3 V power supply, the overall power consumption for the transmit chain is 138 mW (both bands) and for the receive chain is between 78 mW and 102 mW for the two bands and two modes of operation.","PeriodicalId":447762,"journal":{"name":"Bipolar/BiCMOS Circuits and Technology, 2004. Proceedings of the 2004 Meeting","volume":"331 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-12-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Bipolar/BiCMOS Circuits and Technology, 2004. Proceedings of the 2004 Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/BIPOL.2004.1365761","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

This paper presents a novel architecture for a RF front end for IEEE 802.11a/b/g wireless LAN. This architecture uses an on-chip frequency doubler for the 5 GHz band while bypassing it with a local oscillator (LO) buffer for the 2.4 GHz band. This allows the use of only one external frequency synthesizer to provide the LO for both the 5 GHz and 2.4 GHz bands. The MMIC, designed in 0.8-/spl mu/m SiGe bipolar technology with f/sub T/ of 50 GHz, consists of transmit and receive chains for both the 2.4 GHz and 5 GHz frequency bands. The transceiver consists of two switched gain LNAs, receive and transmit mixers, two transmit drivers, an LO doubler/buffer and power management and logic circuitry for selecting between transmit/receive, 2.4/5 GHz bands and high/low gain modes of operation. For a 3 V power supply, the overall power consumption for the transmit chain is 138 mW (both bands) and for the receive chain is between 78 mW and 102 mW for the two bands and two modes of operation.
为IEEE 802.11a/b/g无线局域网应用提供了一种具有新颖架构的SiGe双频双模射频前端
提出了一种新的IEEE 802.11a/b/g无线局域网射频前端架构。该架构在5 GHz频段使用片上倍频器,而在2.4 GHz频段使用本振(LO)缓冲器绕过它。这允许只使用一个外部频率合成器来提供5 GHz和2.4 GHz频段的LO。MMIC采用0.8-/spl mu/m SiGe双极技术设计,f/sub / T为50 GHz,由2.4 GHz和5 GHz频段的发射和接收链组成。收发器由两个开关增益lna、接收和发送混频器、两个发送驱动器、一个LO倍频器/缓冲器、电源管理和逻辑电路组成,用于在发送/接收、2.4/5 GHz频段和高/低增益操作模式之间进行选择。对于3v电源,发射链的总功耗为138mw(两个频段),接收链在两个频段和两种工作模式下的总功耗在78mw到102mw之间。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信