Reliability properties in sub-50nm high performance high-k/metal gate stacks SiGe pMOSFETs

Min-Sang Park, C. Kang, D. Choi, C. Sohn, E. Jeong, Jinyong Chung, Jeong-Soo Lee, Y. Jeong
{"title":"Reliability properties in sub-50nm high performance high-k/metal gate stacks SiGe pMOSFETs","authors":"Min-Sang Park, C. Kang, D. Choi, C. Sohn, E. Jeong, Jinyong Chung, Jeong-Soo Lee, Y. Jeong","doi":"10.1109/NMDC.2010.5651918","DOIUrl":null,"url":null,"abstract":"We present the reliabilities in compressively strained SiGe channel pMOSFETs. A Si capping layer in SiGe channel pMOSFETs improved the negative bias temperature instability (NBTI) without device performance degradation. Also, the Si capped device exhibits the better NBTI reliability than the Si channel device. Because a Si capped structure forms the double barrier layer in the interface, it is the primary cause of improved NBTI. These results show that a Si capping layer should be used in SiGe channel pMOSFETs for better reliabilities and performance.","PeriodicalId":423557,"journal":{"name":"2010 IEEE Nanotechnology Materials and Devices Conference","volume":"19 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-12-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE Nanotechnology Materials and Devices Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NMDC.2010.5651918","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

We present the reliabilities in compressively strained SiGe channel pMOSFETs. A Si capping layer in SiGe channel pMOSFETs improved the negative bias temperature instability (NBTI) without device performance degradation. Also, the Si capped device exhibits the better NBTI reliability than the Si channel device. Because a Si capped structure forms the double barrier layer in the interface, it is the primary cause of improved NBTI. These results show that a Si capping layer should be used in SiGe channel pMOSFETs for better reliabilities and performance.
亚50nm高性能高k/金属栅极堆叠SiGe pmosfet的可靠性特性
我们介绍了压应变SiGe沟道pmosfet的可靠性。SiGe沟道pmosfet中的Si封盖层在不降低器件性能的情况下改善了负偏置温度不稳定性(NBTI)。同时,Si封装器件比Si通道器件表现出更好的NBTI可靠性。由于Si封顶结构在界面上形成了双势垒层,这是改善NBTI的主要原因。这些结果表明,为了获得更好的可靠性和性能,应该在SiGe沟道pmosfet中使用Si封盖层。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信