Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)

{"title":"Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)","authors":"","doi":"10.1109/VTS.2002.1011102","DOIUrl":null,"url":null,"abstract":"The following topics are dealt with: microprocessor test; very low voltage testing; DFT testers; test set compression techniques; analog BIST; slow speed testing; test automation; scan-based testing; burn-in reduction; test power; fault diagnosis; analog circuit testing; high level test techniques; SoC test; supply current testing; IEEE P1500; test pattern generation; tester hardware modelling; FPGA test; fault modeling; memory testing; test-cost reduction; and oscillation based test.","PeriodicalId":237007,"journal":{"name":"Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)","volume":"76 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VTS.2002.1011102","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

The following topics are dealt with: microprocessor test; very low voltage testing; DFT testers; test set compression techniques; analog BIST; slow speed testing; test automation; scan-based testing; burn-in reduction; test power; fault diagnosis; analog circuit testing; high level test techniques; SoC test; supply current testing; IEEE P1500; test pattern generation; tester hardware modelling; FPGA test; fault modeling; memory testing; test-cost reduction; and oscillation based test.
第二十届IEEE VLSI测试研讨会论文集(VTS 2002)
处理以下主题:微处理器测试;极低电压测试;DFT测试人员;测试集压缩技术;模拟阿拉伯学者;慢速测试;测试自动化;scan-based测试;减少老化;测试能力;故障诊断;模拟电路测试;高级测试技术;SoC测试;电源电流测试;IEEE P1500;测试模式生成;测试仪硬件建模;FPGA测试;断层建模;内存测试;减少测试成本;以及基于振荡的测试。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信