M2OS-Mc: An RTOS for Many-Core Processors

David García Villaescusa, M. A. Rivas, M. G. Harbour
{"title":"M2OS-Mc: An RTOS for Many-Core Processors","authors":"David García Villaescusa, M. A. Rivas, M. G. Harbour","doi":"10.4230/OASIcs.NG-RES.2021.5","DOIUrl":null,"url":null,"abstract":"A current trend of industrial systems is reducing space, weight and power (SWaP) through the allocation of different applications on a single chip. This is enabled by the continued improvement of semiconductor technology which allows the integration of multiple cores in a single processor chip, as the processors are prevented to continue increasing their clock rate due to the “power-wall”. The use of Commercial-Off-The-Shelf (COTS) multi-core processors for real-time purposes presents issues due to the shared bus used to access the shared memory. An alternative to the use of multi-core processors are the many-core processors with tens to hundreds of processors in the same chip, using different scalable ways to interconnect their cores. This paper presents the adaptation of the M2OS Real-Time Operating System (RTOS) and its simplified Ada run-time for mesh-based many-core processors. This RTOS is called M2OS-mc and has been tested on the Epiphany III many-core processor (referred in this paper simply as Epiphany), a many-core which has 16 cores connected by a Network-on-Chip (NoC) consisting of a 4x4 2D mesh. In order to have a synchronized way to send messages between tasks through the NoC independently of the core where they are being executed, we provide sampling port communication primitives. 2012 ACM Subject Classification Computer systems organization → Real-time operating systems","PeriodicalId":151755,"journal":{"name":"NG-RES@HiPEAC","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"NG-RES@HiPEAC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.4230/OASIcs.NG-RES.2021.5","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

A current trend of industrial systems is reducing space, weight and power (SWaP) through the allocation of different applications on a single chip. This is enabled by the continued improvement of semiconductor technology which allows the integration of multiple cores in a single processor chip, as the processors are prevented to continue increasing their clock rate due to the “power-wall”. The use of Commercial-Off-The-Shelf (COTS) multi-core processors for real-time purposes presents issues due to the shared bus used to access the shared memory. An alternative to the use of multi-core processors are the many-core processors with tens to hundreds of processors in the same chip, using different scalable ways to interconnect their cores. This paper presents the adaptation of the M2OS Real-Time Operating System (RTOS) and its simplified Ada run-time for mesh-based many-core processors. This RTOS is called M2OS-mc and has been tested on the Epiphany III many-core processor (referred in this paper simply as Epiphany), a many-core which has 16 cores connected by a Network-on-Chip (NoC) consisting of a 4x4 2D mesh. In order to have a synchronized way to send messages between tasks through the NoC independently of the core where they are being executed, we provide sampling port communication primitives. 2012 ACM Subject Classification Computer systems organization → Real-time operating systems
m20s - mc:多核处理器的实时操作系统
当前工业系统的一个趋势是通过在单个芯片上分配不同的应用程序来减少空间、重量和功耗(SWaP)。这得益于半导体技术的持续改进,该技术允许在单个处理器芯片中集成多个核心,因为处理器由于“电源墙”而无法继续提高其时钟速率。为了实现实时目的而使用商用现货(COTS)多核处理器,由于使用共享总线访问共享内存而出现了问题。使用多核处理器的另一种选择是在同一芯片上有数十到数百个处理器的多核处理器,使用不同的可扩展方式来互连它们的核心。本文介绍了基于网格的多核处理器对M2OS实时操作系统(RTOS)及其简化的Ada运行时的适应。该RTOS被称为m2s -mc,并已在Epiphany III多核处理器(在本文中简称为Epiphany)上进行了测试,Epiphany III多核处理器有16个核,由4x4 2D网格组成的片上网络(NoC)连接。为了有一种同步的方式来通过NoC在任务之间发送消息,而不依赖于执行任务的核心,我们提供了采样端口通信原语。2012 ACM学科分类计算机系统组织→实时操作系统
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信