Device design methodology and reliability strategy for deep sub-micron technology [DRAMs]

Abstract

This tutorial paper discusses device and process optimization techniques that may be employed in the design of current state-of-the-art bulk silicon DRAM technology. MOSFET performance and reliability issues are contrasted.