Layout methods to reduce CMOS stuck-open faults and enhance testability

Abstract

CMOS layout rules that reduce the stuck-open faults by 30 to 40% and render the remaining detectagle with usual stuck-at test patterns, will be analyzed. The area penalty is less than 20%.