T. Furuyama, H. Ishiuchi, H. Tanaka, Y. Watanabe, Y. Kohyama, T. Kiroura, K. Muraoka, S. Sugiura, K. Natori
{"title":"A latch-up like new failure mechanism for high density cmos dynamic RAM's - hysteresis in operating Vcc range","authors":"T. Furuyama, H. Ishiuchi, H. Tanaka, Y. Watanabe, Y. Kohyama, T. Kiroura, K. Muraoka, S. Sugiura, K. Natori","doi":"10.1109/VLSIC.1989.1037475","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":136228,"journal":{"name":"Symposium 1989 on VLSI Circuits","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-05-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Symposium 1989 on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1989.1037475","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}