Sea of leads (SoL) characterization and design for compatibility with board-level optical waveguide interconnection

M. Bakir, H. Reed, A. Mulé, P. Kohl, K. Martin, J. Meindl
{"title":"Sea of leads (SoL) characterization and design for compatibility with board-level optical waveguide interconnection","authors":"M. Bakir, H. Reed, A. Mulé, P. Kohl, K. Martin, J. Meindl","doi":"10.1109/CICC.2002.1012885","DOIUrl":null,"url":null,"abstract":"Sea of leads (SoL) is a novel ultra-high-density compliant wafer-level packaging technology. The x-y-z compliant input/output (I/O) leads are batch fabricated by simply extending wafer-level batch fabrication of on-chip multilevel interconnect networks. Two-port microwave measurements reveal that the leads exhibit an insertion-loss of less than 0.4dB in the 0.1-45GHz frequency range. In addition, worst-case insertion-loss of signal propagation into and out of the package is 1.15dB at 45GHz. Because the compliant leads are short, their electrical parasitics are minimal. A mixed-signal system-on-a-chip (SoC) requires packages that are compatible with optical interconnect technology. Physical design rules describing SoL design compatibility with board-level optical signal distribution via waveguides are derived.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"23 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.2002.1012885","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

Sea of leads (SoL) is a novel ultra-high-density compliant wafer-level packaging technology. The x-y-z compliant input/output (I/O) leads are batch fabricated by simply extending wafer-level batch fabrication of on-chip multilevel interconnect networks. Two-port microwave measurements reveal that the leads exhibit an insertion-loss of less than 0.4dB in the 0.1-45GHz frequency range. In addition, worst-case insertion-loss of signal propagation into and out of the package is 1.15dB at 45GHz. Because the compliant leads are short, their electrical parasitics are minimal. A mixed-signal system-on-a-chip (SoC) requires packages that are compatible with optical interconnect technology. Physical design rules describing SoL design compatibility with board-level optical signal distribution via waveguides are derived.
引线海(SoL)的特性和设计,以兼容板级光波导互连
引线海(Sea of leads, SoL)是一种新型的超高密度兼容晶圆级封装技术。x-y-z兼容的输入/输出(I/O)引线是通过简单地扩展片上多层互连网络的晶圆级批量制造而批量制造的。双端口微波测量表明,引线在0.1-45GHz频率范围内的插入损耗小于0.4dB。此外,在45GHz时,信号传播进出封装的最坏情况插入损耗为1.15dB。由于柔性引线很短,它们的电寄生很小。混合信号片上系统(SoC)需要与光互连技术兼容的封装。物理设计规则描述了通过波导的板级光信号分布的SoL设计兼容性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信