Synopsys' open educational design kit: Capabilities, deployment and future

R. Goldman, K. Bartleson, T. Wood, K. Kranen, C. Cao, Vazgen Melikyan, G. Markosyan
{"title":"Synopsys' open educational design kit: Capabilities, deployment and future","authors":"R. Goldman, K. Bartleson, T. Wood, K. Kranen, C. Cao, Vazgen Melikyan, G. Markosyan","doi":"10.1109/MSE.2009.5270840","DOIUrl":null,"url":null,"abstract":"An open Educational Design Kit (EDK) which supports a 90nm design flow is described which includes all the necessary design rules, models, technology files, verification and extraction command decks, scripts, symbol libraries, and PCells. It also includes a Digital Standard Cell Library (DSCL) which supports all contemporary low power design techniques; an I/O Standard Cell Library (IOSCL); a set of memories (SOM) with different word and data depths; and a phase-locked loop (PLL). These components of the EDK augment any type of design for educational and research purposes. Though the EDK does not contain any foundry information, it allows real 90nm technology with high accuracy to be implemented in the designs.","PeriodicalId":241566,"journal":{"name":"2009 IEEE International Conference on Microelectronic Systems Education","volume":"430 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-07-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"59","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 IEEE International Conference on Microelectronic Systems Education","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MSE.2009.5270840","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 59

Abstract

An open Educational Design Kit (EDK) which supports a 90nm design flow is described which includes all the necessary design rules, models, technology files, verification and extraction command decks, scripts, symbol libraries, and PCells. It also includes a Digital Standard Cell Library (DSCL) which supports all contemporary low power design techniques; an I/O Standard Cell Library (IOSCL); a set of memories (SOM) with different word and data depths; and a phase-locked loop (PLL). These components of the EDK augment any type of design for educational and research purposes. Though the EDK does not contain any foundry information, it allows real 90nm technology with high accuracy to be implemented in the designs.
Synopsys开放式教育设计套件:能力、部署和未来
描述了一个支持90nm设计流程的开放教育设计工具包(EDK),其中包括所有必要的设计规则,模型,技术文件,验证和提取命令甲板,脚本,符号库和PCells。它还包括一个数字标准单元库(DSCL),支持所有当代低功耗设计技术;I/O标准单元库(IOSCL);一组具有不同单词和数据深度的存储器(SOM);和锁相环(PLL)。EDK的这些组件增强了用于教育和研究目的的任何类型的设计。虽然EDK不包含任何代工厂信息,但它允许在设计中实现真正的高精度90nm技术。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信