Schottky barrier MOSFETs for silicon nanoelectronics

Abstract

Metal silicide source/drain MOSFETs may provide a simple route to terabit integrated circuits with /spl sim/25 nm gate length and /spl sim/100 nm overall device size. Potential advantages of this approach are outlined here along with recent progress.