Parallel design of control systems utilizing dead time for embedded multicore processors

Yuta Suzuki, K. Sata, J. Kako, K. Yamaguchi, F. Arakawa, M. Edahiro
{"title":"Parallel design of control systems utilizing dead time for embedded multicore processors","authors":"Yuta Suzuki, K. Sata, J. Kako, K. Yamaguchi, F. Arakawa, M. Edahiro","doi":"10.1109/CoolChips.2014.6842947","DOIUrl":null,"url":null,"abstract":"This paper presents a parallelization method utilizing dead time to implement higher precision control systems on multi-core processors. It is known that dead time is hard to handle with in control systems. In our method, the dead time is explicitly represented as delay blocks of models such as Simulink. Then, these delay blocks are distributed to the overall systems with equivalent transformation, so that the system can be simulated or executed in pipeline parallel. With a spring-mass-damper model, our technique accomplishes ×3.4 performance acceleration on an ideal four-core simulation, and ×1.8 on cycle-accurate simulator of a four-core embedded processor as a threaded application on a real time operating system.","PeriodicalId":366328,"journal":{"name":"2014 IEEE COOL Chips XVII","volume":"21 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-04-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 IEEE COOL Chips XVII","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CoolChips.2014.6842947","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

This paper presents a parallelization method utilizing dead time to implement higher precision control systems on multi-core processors. It is known that dead time is hard to handle with in control systems. In our method, the dead time is explicitly represented as delay blocks of models such as Simulink. Then, these delay blocks are distributed to the overall systems with equivalent transformation, so that the system can be simulated or executed in pipeline parallel. With a spring-mass-damper model, our technique accomplishes ×3.4 performance acceleration on an ideal four-core simulation, and ×1.8 on cycle-accurate simulator of a four-core embedded processor as a threaded application on a real time operating system.
利用死区时间的嵌入式多核处理器控制系统并行设计
提出了一种利用死区时间在多核处理器上实现高精度控制系统的并行化方法。众所周知,在控制系统中,死区时间是很难处理的。在我们的方法中,死区时间被显式地表示为模型(如Simulink)的延迟块。然后,将这些延迟块通过等效变换分配到整个系统中,使系统可以在流水线上并行模拟或执行。利用弹簧-质量-阻尼器模型,我们的技术在理想的四核仿真上实现×3.4性能加速,并在四核嵌入式处理器的周期精确模拟器上实现×1.8作为实时操作系统上的线程应用程序。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信