High-k metal gate fundamental learning and multi-Vt options for stacked nanosheet gate-all-around transistor

Jingyun Zhang, T. Ando, C. Yeung, Miaomiao Wang, O. Kwon, R. Galatage, R. Chao, N. Loubet, B. Moon, R. Bao, R. Vega, Juntao Li, Chen Zhang, Zuoguang Liu, M. Kang, Xin He Miao, Junli Wang, S. Kanakasabapathy, V. Basker, H. Jagannathan, T. Yamashita
{"title":"High-k metal gate fundamental learning and multi-Vt options for stacked nanosheet gate-all-around transistor","authors":"Jingyun Zhang, T. Ando, C. Yeung, Miaomiao Wang, O. Kwon, R. Galatage, R. Chao, N. Loubet, B. Moon, R. Bao, R. Vega, Juntao Li, Chen Zhang, Zuoguang Liu, M. Kang, Xin He Miao, Junli Wang, S. Kanakasabapathy, V. Basker, H. Jagannathan, T. Yamashita","doi":"10.1109/IEDM.2017.8268438","DOIUrl":null,"url":null,"abstract":"In this paper, we report multi-threshold-voltage (multi-Vt) options for stacked Nanosheet gate-all-around (GAA) transistors. V<inf>t</inf> can be modulated through workfunction metal (WFM) thickness as well as the inter-nanosheet spacing (T<inf>sus</inf>), the combination of which may be leveraged to increase the number of undoped V<inf>t</inf> offerings within a CMOS device menu relative to a FinFET CMOS device menu, which fundamentally does not have T<inf>sus</inf> as a V<inf>t</inf> tuning option. Hence we propose our multi-V<inf>t</inf> scheme by taking advantage of the unique structure of stacked GAA transistor.","PeriodicalId":412333,"journal":{"name":"2017 IEEE International Electron Devices Meeting (IEDM)","volume":"27 1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"34","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE International Electron Devices Meeting (IEDM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2017.8268438","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 34

Abstract

In this paper, we report multi-threshold-voltage (multi-Vt) options for stacked Nanosheet gate-all-around (GAA) transistors. Vt can be modulated through workfunction metal (WFM) thickness as well as the inter-nanosheet spacing (Tsus), the combination of which may be leveraged to increase the number of undoped Vt offerings within a CMOS device menu relative to a FinFET CMOS device menu, which fundamentally does not have Tsus as a Vt tuning option. Hence we propose our multi-Vt scheme by taking advantage of the unique structure of stacked GAA transistor.
高k金属栅极的基础学习和多电压选择的堆叠纳米片栅极全能晶体管
在本文中,我们报告了堆叠纳米片栅极全能(GAA)晶体管的多阈值电压(多vt)选项。Vt可以通过工作功能金属(WFM)厚度和纳米片间距(Tsus)来调制,这两者的结合可以用来增加CMOS器件菜单中未掺杂Vt的数量,而相对于FinFET CMOS器件菜单,后者基本上没有Tsus作为Vt调谐选项。因此,我们利用叠置GAA晶体管的独特结构,提出了我们的多vt方案。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信