A low-power temperature-compensated relaxation oscillator for built-in test signal generation

Li Xu, M. Onabajo
{"title":"A low-power temperature-compensated relaxation oscillator for built-in test signal generation","authors":"Li Xu, M. Onabajo","doi":"10.1109/MWSCAS.2015.7282022","DOIUrl":null,"url":null,"abstract":"An on-chip frequency reference for built-in testing and calibration applications is presented. The design combines a proportional-to-absolute-temperature (PTAT) current reference and a relaxation oscillator core. A temperature compensation scheme is realized based on the thermal voltage, for which simulations indicate low sensitivity to process variations. The oscillator was designed and simulated in a 130nm CMOS process with a power supply of 1.2V. It generates a 40KHz output and occupies a layout area of 0.025mm2. A temperature coefficient of 101ppm/°C is achieved over the range from -30°C to 85°C. The simulated phase noise is -90dBc/Hz at 10KHz offset.","PeriodicalId":216613,"journal":{"name":"2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)","volume":"148 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.2015.7282022","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9

Abstract

An on-chip frequency reference for built-in testing and calibration applications is presented. The design combines a proportional-to-absolute-temperature (PTAT) current reference and a relaxation oscillator core. A temperature compensation scheme is realized based on the thermal voltage, for which simulations indicate low sensitivity to process variations. The oscillator was designed and simulated in a 130nm CMOS process with a power supply of 1.2V. It generates a 40KHz output and occupies a layout area of 0.025mm2. A temperature coefficient of 101ppm/°C is achieved over the range from -30°C to 85°C. The simulated phase noise is -90dBc/Hz at 10KHz offset.
用于内置测试信号生成的低功耗温度补偿弛豫振荡器
提出了一种用于内置测试和校准应用的片上频率参考。该设计结合了比例绝对温度(PTAT)电流基准和弛豫振荡器核心。仿真结果表明,基于热电压的温度补偿方案对工艺变化的敏感性较低。设计并仿真了该振荡器,采用130nm CMOS工艺,电源电压为1.2V。它产生40KHz输出,占用0.025mm2的布局面积。在-30°C至85°C的范围内,温度系数为101ppm/°C。在10KHz偏移时,模拟相位噪声为-90dBc/Hz。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信