A single-chip 2B1Q U-interface transceiver

R. Colbeck, R. Gervais, G. Hunt, A. Ahdab, C. Kurowski
{"title":"A single-chip 2B1Q U-interface transceiver","authors":"R. Colbeck, R. Gervais, G. Hunt, A. Ahdab, C. Kurowski","doi":"10.1109/ISSCC.1989.48285","DOIUrl":null,"url":null,"abstract":"A single-chip transceiver designed to meet the ANSI requirements for the U-interface in the integrated services digital network (ISDN) is described. The device utilizes echo cancellation and the 2B1Q line code to achieve high performance in the presence of near-end crosstalk (NEXT) and other impairments. The 2- mu m, single-metal, double-polysilicon, 5-V CMOS VLSI chip includes all necessary analog and digital signal processing blocks so that a network termination or line termination U-interface can be realized with the addition of a passive line termination circuit and a transformer. Operation over 4.7 km of 0.4-mm or 7.5 km of 0.5 mm cable with a bit error rate of 10/sup -7/ is possible. The performance of the second-order delta-sigma analog/digital converter in response to a 10-kHz sinusoid, assuming a noise bandwidth of 40 kHz (-3 dB), is demonstrated.<<ETX>>","PeriodicalId":385838,"journal":{"name":"IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers","volume":"14 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-02-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"15","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1989.48285","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 15

Abstract

A single-chip transceiver designed to meet the ANSI requirements for the U-interface in the integrated services digital network (ISDN) is described. The device utilizes echo cancellation and the 2B1Q line code to achieve high performance in the presence of near-end crosstalk (NEXT) and other impairments. The 2- mu m, single-metal, double-polysilicon, 5-V CMOS VLSI chip includes all necessary analog and digital signal processing blocks so that a network termination or line termination U-interface can be realized with the addition of a passive line termination circuit and a transformer. Operation over 4.7 km of 0.4-mm or 7.5 km of 0.5 mm cable with a bit error rate of 10/sup -7/ is possible. The performance of the second-order delta-sigma analog/digital converter in response to a 10-kHz sinusoid, assuming a noise bandwidth of 40 kHz (-3 dB), is demonstrated.<>
单片2B1Q u接口收发器
介绍了一种满足综合业务数字网(ISDN) u接口ANSI要求的单片收发器。该设备利用回声消除和2B1Q线码来实现近端串扰(NEXT)和其他损伤的高性能。2 μ m,单金属,双多晶硅,5 v CMOS VLSI芯片包括所有必要的模拟和数字信号处理模块,因此可以通过添加无源线路终端电路和变压器来实现网络终端或线路终端u接口。可以在4.7公里的0.4毫米电缆或7.5公里的0.5毫米电缆上运行,误码率为10/sup -7/。在假设噪声带宽为40 kHz (-3 dB)的情况下,演示了二阶δ - σ模拟/数字转换器响应10 kHz正弦波的性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信