High-accuracy programmable timing generator with wide-range tuning capability

Ting-Li Chu, Sin-Hong Yu, Chorng-Sii Hwang
{"title":"High-accuracy programmable timing generator with wide-range tuning capability","authors":"Ting-Li Chu, Sin-Hong Yu, Chorng-Sii Hwang","doi":"10.1109/ISPACS.2012.6473504","DOIUrl":null,"url":null,"abstract":"In this paper, a high-accuracy programmable timing generator with wide-range tuning capability is proposed. With the aid of dual delay-locked loop (DLL), both of the coarse and fine tuning mechanisms are operated in precise closed-loop scheme to lessen the effects of the ambient variations. The timing generator can provide sub-gate resolution and instantaneous switching capability. The circuit is implemented and simulated in TSMC 0.18 μm 1P6M technology. The test chip area occupies 1.9 mm2. The reference clock cycle can be divided into 128 bins by interpolation to obtain 14 ps resolution with the clock rate at 550 MHz. The INL and DNL are within -0.21~+0.78 and -0.27~+0.43 LSB, respectively.","PeriodicalId":158744,"journal":{"name":"2012 International Symposium on Intelligent Signal Processing and Communications Systems","volume":"79 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 International Symposium on Intelligent Signal Processing and Communications Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPACS.2012.6473504","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In this paper, a high-accuracy programmable timing generator with wide-range tuning capability is proposed. With the aid of dual delay-locked loop (DLL), both of the coarse and fine tuning mechanisms are operated in precise closed-loop scheme to lessen the effects of the ambient variations. The timing generator can provide sub-gate resolution and instantaneous switching capability. The circuit is implemented and simulated in TSMC 0.18 μm 1P6M technology. The test chip area occupies 1.9 mm2. The reference clock cycle can be divided into 128 bins by interpolation to obtain 14 ps resolution with the clock rate at 550 MHz. The INL and DNL are within -0.21~+0.78 and -0.27~+0.43 LSB, respectively.
具有宽范围调谐能力的高精度可编程定时发生器
提出了一种具有大范围调谐能力的高精度可编程定时发生器。在双延时锁环的帮助下,粗调机构和精调机构都以精确的闭环方式运行,以减少环境变化的影响。时序发生器具有分门分辨率和瞬时开关能力。该电路采用TSMC 0.18 μm 1P6M工艺进行了实现和仿真。测试芯片面积为1.9 mm2。参考时钟周期可以通过插值划分为128个bin,以获得14ps的分辨率,时钟速率为550mhz。INL和DNL分别在-0.21~+0.78和-0.27~+0.43 LSB范围内。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信