DC/DC Buck Converter with Build-in Tuned Sawtooth Wave Generator Using CMOS Technology

Adam Borkowski, T. Borejko, W. Pleskacz
{"title":"DC/DC Buck Converter with Build-in Tuned Sawtooth Wave Generator Using CMOS Technology","authors":"Adam Borkowski, T. Borejko, W. Pleskacz","doi":"10.23919/MIXDES.2019.8787139","DOIUrl":null,"url":null,"abstract":"In this paper low power DC/DC buck converter based on 110 nm standard CMOS process is described. It has been optimized for high power efficiency, stable 1.5 V output voltage with low ripple level and good stability. Implemented system has a maximum 150 mA load current driving capability in the input voltage range 2.5–3.7 V, which is supplying battery voltage used in chip. At least 82% energy efficiency is achieved (in worst process corner) up to 95% at best conditions. Output voltage ripple is below 10 mVpp.","PeriodicalId":309822,"journal":{"name":"2019 MIXDES - 26th International Conference \"Mixed Design of Integrated Circuits and Systems\"","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 MIXDES - 26th International Conference \"Mixed Design of Integrated Circuits and Systems\"","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/MIXDES.2019.8787139","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In this paper low power DC/DC buck converter based on 110 nm standard CMOS process is described. It has been optimized for high power efficiency, stable 1.5 V output voltage with low ripple level and good stability. Implemented system has a maximum 150 mA load current driving capability in the input voltage range 2.5–3.7 V, which is supplying battery voltage used in chip. At least 82% energy efficiency is achieved (in worst process corner) up to 95% at best conditions. Output voltage ripple is below 10 mVpp.
采用CMOS技术内置调谐锯齿波发生器的DC/DC降压变换器
本文介绍了一种基于110 nm标准CMOS工艺的低功率DC/DC降压变换器。它具有高功率效率,稳定的1.5 V输出电压,低纹波电平和良好的稳定性。所实现的系统在2.5 ~ 3.7 V的输入电压范围内具有最大150ma的负载电流驱动能力,为芯片提供电池电压。至少达到82%的能源效率(在最坏的过程角),在最佳条件下达到95%。输出电压纹波低于10 mVpp。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信