Evolution of the server processor/platform architecture and the critical role of interconnect and future challenges

G. Srinivasa
{"title":"Evolution of the server processor/platform architecture and the critical role of interconnect and future challenges","authors":"G. Srinivasa","doi":"10.1145/1921249.1921251","DOIUrl":null,"url":null,"abstract":"Peering at the next decade, will explore the processor and platform architecture challenges, as to what areas are undergoing enormous changes, while surveying the learning over the past two decades.\n While exploring the next decade, will look at the processor internal interconnect evolution along with on chip resources starting with cache, memory controller and now being followed by IO integration vis-à-vis interchip multisocket interconnect at the platform level. Doing this, will outline the lessons learnt, what are the key challenges at macro and micro architecture level from the current perspective, where it is trending and some projections. I will describe the daily challenges and how we find sweet spots and surmount these in the interconnect area.\n The talk will emphasize the three key vectors architects wrestle with Power, Performance and Cost at the processor and platform level and the critical role played by interconnect. The interconnect matters in architecting server that include power, flexibility, bandwidth and latency at macro and micro level. Interconnect could make or break in the product continuity and is a matter of serious consequence. We will explore how these affect the picture at a bigger level be it rack or cluster or data center.\n With the current trend on Chip Multiprocessing mostly homogeneous that we have, will discuss the growth challenges that industry will face, what are the murky areas and state of SW and computing Industries key challenges. Will explore Heterogeneous computing, power and parallelization aspects and where we need a lot of research and focus.","PeriodicalId":344147,"journal":{"name":"Network on Chip Architectures","volume":"48 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-12-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Network on Chip Architectures","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/1921249.1921251","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Peering at the next decade, will explore the processor and platform architecture challenges, as to what areas are undergoing enormous changes, while surveying the learning over the past two decades. While exploring the next decade, will look at the processor internal interconnect evolution along with on chip resources starting with cache, memory controller and now being followed by IO integration vis-à-vis interchip multisocket interconnect at the platform level. Doing this, will outline the lessons learnt, what are the key challenges at macro and micro architecture level from the current perspective, where it is trending and some projections. I will describe the daily challenges and how we find sweet spots and surmount these in the interconnect area. The talk will emphasize the three key vectors architects wrestle with Power, Performance and Cost at the processor and platform level and the critical role played by interconnect. The interconnect matters in architecting server that include power, flexibility, bandwidth and latency at macro and micro level. Interconnect could make or break in the product continuity and is a matter of serious consequence. We will explore how these affect the picture at a bigger level be it rack or cluster or data center. With the current trend on Chip Multiprocessing mostly homogeneous that we have, will discuss the growth challenges that industry will face, what are the murky areas and state of SW and computing Industries key challenges. Will explore Heterogeneous computing, power and parallelization aspects and where we need a lot of research and focus.
服务器处理器/平台架构的演变以及互连的关键作用和未来的挑战
展望未来十年,我们将探讨处理器和平台架构的挑战,以及哪些领域正在发生巨大的变化,同时回顾过去二十年的学习。在探索下一个十年的过程中,我们将关注处理器内部互连的发展,以及芯片上资源的发展,从缓存、内存控制器开始,现在是IO集成,即-à-vis在平台级的芯片间多套接字互连。这样做,将概述吸取的教训,从当前的角度来看,宏观和微观架构层面的主要挑战是什么,它的趋势和一些预测。我将描述日常的挑战,以及我们如何在互联领域找到最佳点并克服这些挑战。该演讲将强调架构师在处理器和平台层面上与功耗、性能和成本进行角力的三个关键向量,以及互连所起的关键作用。互连在架构服务器时很重要,包括宏观和微观层面的功率、灵活性、带宽和延迟。互连会影响产品的连续性,造成严重后果。我们将探讨这些因素如何在更大的层面上影响机架、集群或数据中心。随着当前芯片多处理的趋势趋于同质化,我们将讨论行业将面临的增长挑战,软件和计算行业的模糊领域和状态是什么。将探讨异构计算、功率和并行化方面以及我们需要大量研究和关注的地方。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信