Lateral field enhanced band-trap-band tunneling current in a 0.5/spl mu/m "OFF" state MOSFET

T. Wang, C. Huang, T. Chang, J. Chou, C. Chang
{"title":"Lateral field enhanced band-trap-band tunneling current in a 0.5/spl mu/m \"OFF\" state MOSFET","authors":"T. Wang, C. Huang, T. Chang, J. Chou, C. Chang","doi":"10.1109/DRC.1994.1009422","DOIUrl":null,"url":null,"abstract":"considerable interest. In this work, we develop an interface trap assisted two-step tunneling model in n-MOSFET's, which includes hole tunneling from interface traps to the valence band and electron tunneling from interface traps to the conduction band. In our model, the electron occupation factor of the interface traps &(E) is equated below since for the number of trapped electrons in the interface traps is unchanged in steady state. Recently, the effect of a ot carrier stress generated interface traps on GIDL has received","PeriodicalId":244069,"journal":{"name":"52nd Annual Device Research Conference","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-06-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"52nd Annual Device Research Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DRC.1994.1009422","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

considerable interest. In this work, we develop an interface trap assisted two-step tunneling model in n-MOSFET's, which includes hole tunneling from interface traps to the valence band and electron tunneling from interface traps to the conduction band. In our model, the electron occupation factor of the interface traps &(E) is equated below since for the number of trapped electrons in the interface traps is unchanged in steady state. Recently, the effect of a ot carrier stress generated interface traps on GIDL has received
在0.5/spl mu/m“OFF”状态的MOSFET中,横向场增强的带阱带隧道电流
相当大的兴趣。在这项工作中,我们在n-MOSFET中建立了一个界面陷阱辅助的两步隧道模型,其中包括从界面陷阱到价带的空穴隧道和从界面陷阱到导带的电子隧道。在我们的模型中,界面陷阱的电子占用因子&(E)等于如下,因为在稳态下,界面陷阱中被捕获的电子数量不变。近年来,载流子应力产生的界面陷阱对GIDL的影响得到了广泛的研究
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信