A 1.6-nA quiescent current bandgap reference in 130-nm CMOS technology

Amr Kamel, S. Ibrahim
{"title":"A 1.6-nA quiescent current bandgap reference in 130-nm CMOS technology","authors":"Amr Kamel, S. Ibrahim","doi":"10.1109/ICECS.2015.7440366","DOIUrl":null,"url":null,"abstract":"This paper presents an ultra-low quiescent current bandgap reference. The BGR is based on a resistor-less topology to reduce area and current consumption. The proposed design was implemented in TSMC 130-nm CMOS technology. It only consumes 1.6 nA from a 1.8-V supply. The BGR provides about 770-mV reference voltage and has power supply rejection ratio (PSRR) of 57 dB at DC. The temperature coefficient (TC) is 5 ppm/°C from -40 to 125 °C. Process variation and mismatches are kept as low as 1.4% per sigma.","PeriodicalId":215448,"journal":{"name":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","volume":"89 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICECS.2015.7440366","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper presents an ultra-low quiescent current bandgap reference. The BGR is based on a resistor-less topology to reduce area and current consumption. The proposed design was implemented in TSMC 130-nm CMOS technology. It only consumes 1.6 nA from a 1.8-V supply. The BGR provides about 770-mV reference voltage and has power supply rejection ratio (PSRR) of 57 dB at DC. The temperature coefficient (TC) is 5 ppm/°C from -40 to 125 °C. Process variation and mismatches are kept as low as 1.4% per sigma.
1.3 nm CMOS技术中1.6 na静态电流带隙参考
本文提出了一种超低静态电流带隙基准电路。BGR基于无电阻拓扑结构,以减少面积和电流消耗。该设计在TSMC 130纳米CMOS技术上实现。它只消耗1.6 nA从1.8 v电源。BGR提供约770 mv参考电压,直流时电源抑制比(PSRR)为57 dB。-40 ~ 125℃范围内,温度系数为5ppm /℃。工艺差异和不匹配保持在每西格玛1.4%的低水平。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信