Digital circuits verification with consideration of destabilizing factors

Abstract

New principles of verification system construction, with consideration of the impact of various internal and external destabilizing factors are presented. It is shown that the proposed principles allow keeping the main advantages of the traditional digital circuit logic simulation, while eliminating key limitations. Verification system is based on new cell and digital circuit models which consider destabilizing factor impact on circuit operation.