T. Kawahara, T. Kobayashi, Y. Jyouno, S. Saeki, N. Miyamoto, T. Adachi, M. Kato, A. Sato, J. Yugami, H. Kume, K. Kimura
{"title":"Bit-line clamped sensing multiplex and accurate high-voltage generator for 0.25 /spl mu/m flash memories","authors":"T. Kawahara, T. Kobayashi, Y. Jyouno, S. Saeki, N. Miyamoto, T. Adachi, M. Kato, A. Sato, J. Yugami, H. Kume, K. Kimura","doi":"10.1109/ISSCC.1996.488504","DOIUrl":null,"url":null,"abstract":"A 105.9 mm/sup 2/ 128 Mb experimental chip using 0.25 /spl mu/m technology demonstrates the feasibility of circuits that take advantage of the potential scalability of flash memory cells and an accurate internal voltage generator that operates at 2.5 V Vcc: (1) a layout-pitch-relaxing bit-line clamped sensing multiplex and intermittent-burst data transfer (four phases with 500 ns/20 ns) for a 3F (F=feature size) pitch, and (2) a 5 /spl mu/A dynamic band-gap generator under a boosted voltage using triple-well bipolar transistors and a voltage doubler charge pump, for accurate 10 to 20 V generation.","PeriodicalId":162539,"journal":{"name":"1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-02-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1996.488504","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 11
Abstract
A 105.9 mm/sup 2/ 128 Mb experimental chip using 0.25 /spl mu/m technology demonstrates the feasibility of circuits that take advantage of the potential scalability of flash memory cells and an accurate internal voltage generator that operates at 2.5 V Vcc: (1) a layout-pitch-relaxing bit-line clamped sensing multiplex and intermittent-burst data transfer (four phases with 500 ns/20 ns) for a 3F (F=feature size) pitch, and (2) a 5 /spl mu/A dynamic band-gap generator under a boosted voltage using triple-well bipolar transistors and a voltage doubler charge pump, for accurate 10 to 20 V generation.