A Novel Test Structure for Sub-micron CMOS Leakage Characterisation and Modelling

Abstract

This paper presents a novel test structure for the characterisation and modelling of CMOS leakage current, with which all leakage components can be directly extracted automatically and input/output influence is cancelled. The test structure can also be used for measurement of Intrinsic Iddq for defect detection.