2 GHz Logic based on a 5 GHz fT Process

Abstract

The first optimised designs for the high speed variant of Plessey's Bipolar Process III have been evaluated. Process features will be followed by performance details for a 500 pSec ECL gate, a ring oscillator and divider circuits.