A comprehensive ESD verification flow at transistor level for large SoC designs

Abstract

A fast yet robust multi-domain ESD verification flow at transistor level has been developed for large SoC designs. All steps of the verification process from initial power domains configuration to the final debugging process are covered in this comprehensive solution that supports scalable ESD protection structures.