Effect of Substrate Thinning and Junction-Side Cooling on Thermal Properties of Ga2O3 Diodes

F. Wilhelmi, Y. Komatsu, S. Yamaguchi, Y. Uchida, R. Nemoto, A. Lindemann
{"title":"Effect of Substrate Thinning and Junction-Side Cooling on Thermal Properties of Ga2O3 Diodes","authors":"F. Wilhelmi, Y. Komatsu, S. Yamaguchi, Y. Uchida, R. Nemoto, A. Lindemann","doi":"10.23919/ICEP55381.2022.9795473","DOIUrl":null,"url":null,"abstract":"Gallium oxide (Ga2O3) has gained interest as a material for power electronic devices, but its low thermal conductivity poses a substantial challenge. Therefore, this paper investigates assembly strategies for Ga2O3 power diodes using simulative and experimental thermal studies. By substrate thinning from 600 μm to 200 μm, the maximum chip temperature is reduced by more than one third. The lowest rise in junction temperature, close to that of a commercial SiC Schottky diode, can be achieved by flip-chip assembly when the entire anode area is contacted. Yet, small gaps in the contacting area can significantly increase the local peak temperature.","PeriodicalId":413776,"journal":{"name":"2022 International Conference on Electronics Packaging (ICEP)","volume":"281 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-05-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 International Conference on Electronics Packaging (ICEP)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/ICEP55381.2022.9795473","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Gallium oxide (Ga2O3) has gained interest as a material for power electronic devices, but its low thermal conductivity poses a substantial challenge. Therefore, this paper investigates assembly strategies for Ga2O3 power diodes using simulative and experimental thermal studies. By substrate thinning from 600 μm to 200 μm, the maximum chip temperature is reduced by more than one third. The lowest rise in junction temperature, close to that of a commercial SiC Schottky diode, can be achieved by flip-chip assembly when the entire anode area is contacted. Yet, small gaps in the contacting area can significantly increase the local peak temperature.
衬底减薄和结侧冷却对Ga2O3二极管热性能的影响
氧化镓(Ga2O3)作为一种电力电子器件材料已引起人们的兴趣,但其低导热性带来了实质性的挑战。因此,本文通过模拟和实验热研究来研究Ga2O3功率二极管的组装策略。通过将衬底从600 μm减薄到200 μm,芯片最高温度降低了三分之一以上。当整个阳极区域接触时,可以通过倒装芯片组装实现结温的最低上升,接近商用SiC肖特基二极管的结温。然而,接触区域的小间隙可以显著提高局部峰值温度。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信