High performance 0.1 um pMOSFETs with optimized poly-Si and poly-SiGe gates

E. Josse, T. Skotnicki, M. Jurczak, F. Martin, M. Paoli, B. Tormen, C. Hernandez, I. Campidelli
{"title":"High performance 0.1 um pMOSFETs with optimized poly-Si and poly-SiGe gates","authors":"E. Josse, T. Skotnicki, M. Jurczak, F. Martin, M. Paoli, B. Tormen, C. Hernandez, I. Campidelli","doi":"10.1109/ESSDERC.2000.194836","DOIUrl":null,"url":null,"abstract":"In this paper, we demonstrate that a careful optimization of poly-Si and polySiGe gates is able to extend these materials validity, thus postponing the need for metal gate. Improving dopant drive-in and interfacial distribution with fine-grain columnar poly-Si or increasing interfacial activation with poly-SiGe drastically reduces gate poly depletion and helps in suppressing B penetration. Using these options, we show highly performant 0.12 and 0.10 μm pMOS at 1.5V and 1.2V, with drive current as high as 350 μA/μm for IOFF=1 nA/μm and 300μA/μm for IOFF=25 nA/μm, respectively.","PeriodicalId":354721,"journal":{"name":"30th European Solid-State Device Research Conference","volume":"332 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-09-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"30th European Solid-State Device Research Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSDERC.2000.194836","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In this paper, we demonstrate that a careful optimization of poly-Si and polySiGe gates is able to extend these materials validity, thus postponing the need for metal gate. Improving dopant drive-in and interfacial distribution with fine-grain columnar poly-Si or increasing interfacial activation with poly-SiGe drastically reduces gate poly depletion and helps in suppressing B penetration. Using these options, we show highly performant 0.12 and 0.10 μm pMOS at 1.5V and 1.2V, with drive current as high as 350 μA/μm for IOFF=1 nA/μm and 300μA/μm for IOFF=25 nA/μm, respectively.
高性能0.1 um pmosfet与优化的多晶硅和多晶硅栅极
在本文中,我们证明了对多晶硅和多晶硅栅极的仔细优化能够延长这些材料的有效性,从而推迟对金属栅极的需求。用细晶柱状多晶硅改善掺杂剂的注入和界面分布,或用多晶硅增加界面活化,可显著减少栅极多晶硅耗竭,有助于抑制B渗透。利用这些选项,我们在1.5V和1.2V下获得了高性能的0.12和0.10 μm pMOS,当IOFF=1 nA/μm时驱动电流高达350 μA/μm,当IOFF=25 nA/μm时驱动电流高达300μA/μm。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信