A 50-nm 1.2-V GexTe1−x/Sb2Te3 superlattice topological-switching random-access memory (TRAM)

M. Tai, T. Ohyanagi, M. Kinoshita, T. Morikawa, K. Akita, M. Takato, H. Shirakawa, M. Araidai, K. Shiraishi, N. Takaura
{"title":"A 50-nm 1.2-V GexTe1−x/Sb2Te3 superlattice topological-switching random-access memory (TRAM)","authors":"M. Tai, T. Ohyanagi, M. Kinoshita, T. Morikawa, K. Akita, M. Takato, H. Shirakawa, M. Araidai, K. Shiraishi, N. Takaura","doi":"10.1109/VLSIT.2015.7223707","DOIUrl":null,"url":null,"abstract":"A 50nm topological-switching random-access memory (TRAM) was fabricated for the first time. A high-quality Ge<sub>x</sub>Te<sub>1-x</sub>/Sb<sub>2</sub>Te<sub>3</sub> superlattice film enabled set and reset voltages of TRAM to be less than 40% of those of PRAM. Statistical analysis of 16kb data showed the reset voltage to be less than 1.2 V, the lowest as a TRAM test chip.","PeriodicalId":181654,"journal":{"name":"2015 Symposium on VLSI Technology (VLSI Technology)","volume":"126 6","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-06-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 Symposium on VLSI Technology (VLSI Technology)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2015.7223707","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

A 50nm topological-switching random-access memory (TRAM) was fabricated for the first time. A high-quality GexTe1-x/Sb2Te3 superlattice film enabled set and reset voltages of TRAM to be less than 40% of those of PRAM. Statistical analysis of 16kb data showed the reset voltage to be less than 1.2 V, the lowest as a TRAM test chip.
50nm 1.2 v geexte1−x/Sb2Te3超晶格拓扑开关随机存取存储器(TRAM)
首次制备了50nm拓扑开关随机存取存储器(TRAM)。高质量的geexte1 -x/Sb2Te3超晶格薄膜使TRAM的设置和复位电压小于PRAM的40%。统计分析16kb数据显示复位电压小于1.2 V,为TRAM测试芯片中最低。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信