M. Tai, T. Ohyanagi, M. Kinoshita, T. Morikawa, K. Akita, M. Takato, H. Shirakawa, M. Araidai, K. Shiraishi, N. Takaura
{"title":"A 50-nm 1.2-V GexTe1−x/Sb2Te3 superlattice topological-switching random-access memory (TRAM)","authors":"M. Tai, T. Ohyanagi, M. Kinoshita, T. Morikawa, K. Akita, M. Takato, H. Shirakawa, M. Araidai, K. Shiraishi, N. Takaura","doi":"10.1109/VLSIT.2015.7223707","DOIUrl":null,"url":null,"abstract":"A 50nm topological-switching random-access memory (TRAM) was fabricated for the first time. A high-quality Ge<sub>x</sub>Te<sub>1-x</sub>/Sb<sub>2</sub>Te<sub>3</sub> superlattice film enabled set and reset voltages of TRAM to be less than 40% of those of PRAM. Statistical analysis of 16kb data showed the reset voltage to be less than 1.2 V, the lowest as a TRAM test chip.","PeriodicalId":181654,"journal":{"name":"2015 Symposium on VLSI Technology (VLSI Technology)","volume":"126 6","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-06-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 Symposium on VLSI Technology (VLSI Technology)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2015.7223707","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4
Abstract
A 50nm topological-switching random-access memory (TRAM) was fabricated for the first time. A high-quality GexTe1-x/Sb2Te3 superlattice film enabled set and reset voltages of TRAM to be less than 40% of those of PRAM. Statistical analysis of 16kb data showed the reset voltage to be less than 1.2 V, the lowest as a TRAM test chip.