Y. Kawakami, T. Nishitani, E. Sugimoto, E. Yamauchi, M. Suzuki
{"title":"A single-chip digital signal processor for voiceband applications","authors":"Y. Kawakami, T. Nishitani, E. Sugimoto, E. Yamauchi, M. Suzuki","doi":"10.1109/ISSCC.1980.1156033","DOIUrl":null,"url":null,"abstract":"A single-chip digital signal processor utilizing parallel multiplier and 3μ NMOS technology will be presented. Development can implement 41 second-order digital filter sections for 8kHz sampling of voiceband signals.","PeriodicalId":229101,"journal":{"name":"1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"23 3","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"18","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1980.1156033","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 18
Abstract
A single-chip digital signal processor utilizing parallel multiplier and 3μ NMOS technology will be presented. Development can implement 41 second-order digital filter sections for 8kHz sampling of voiceband signals.